While the performance, density, and complexity of application-specific systems increase at a rapid pace, equivalent advances are not being made in making them more easily testable, diagnosable, and maintainable. Even though testability bus standards, like JTAG Boundary Scan, have been developed to help eliminate these costs, there exists a need for efficient hardware and software tools to support them. Hence, a testability design and hardware support environment for application-specific systems is described which provides a designer with a set of hardware modules 
ecent advances in manufacturing and packaging technology have made it possible to design very large, high performance VLSI systems. The process of taking a requirement for a digital system and implementing that system in hardware begins with design and ends with test. In the past, design and test was regarded as two separate steps but today, they are thought of as two closely integrated tasks. So today, designers are faced with this unformidable challenge and they can no longer adopt the old "toss it over the wall" attitude. Some of the barriers they are faced with that compound the testing of these systems are: the constant demand for greater integration; the widespread adoption of advanced packaging technology like high density surface mount and multi-chip modules (MCMs) employed on both the increasing consumer demand for high quality, reliability, and maintainability.
Hence, developing a testability design and hardware support environment that helps designers overcome some of these barriers would be of great value. This paper addresses issues related to the automation of test in the SIERA design environment. In the first section, we present an overview of the SIERA system and discuss the test strategy used. The chip, board, and system level test hardware is discussed in the following three sections. We show a chip and board implementation and test software is discussed, while the system design and test procedure is presented. Finally, concluding remarks are presented.
THE SIERA DESIGN ENVIRONMENT
Advances in VLSI technology has led to the creation of chips which resulted in a complexity that created a bottleneck in the chip's overall development time. This bottleneck was alleviated by the use of silicon compilers, which produce the physical information required to fabricate chips from higher level descriptions of the design; these could be a symbolic layout, a circuit schematic, a behavioral description of a microarchitecture, an instruction set, or hundreds of components, tools that support the integration of these components to make up the system are still in a primitive state. Additionally, these same tools do not exhibit usability and rapid prototyping features. One such CAD environment that does exhibit these features is SIERA [22] . An overview of SIERA is presented in this section, along with a discussion of the test strategy employed by SIERA along with the associated testing environment.
Hardware Module Generation [22] Embodied within the SIERA framework is a vertically integrated design methodology. This supports the development of application-specific systems at all levels, from the high level description to the board implementation and software generation. The primary objective of the hardware module generation environment was to provide an environment that could handle arbitrary hardware architectures implemented as custom boards using custom and commercial ICs, as well as the capability to explore alternative implementations.
Module generation was founded on the basis of pre-existing ASIC generators, like those in LAGER [4, 21] , that automatically produce circuitry required to implement dedicated chip level macro-functions and then, tie them together to achieve the desired functionality. [5, 6, 24] , Built-In-Self-Test (BIST) [19, 25] , and the Boundary Scan architecture [9, 18] 
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TEST HARDWARE--SYSTEM LEVEL When the application boards are finally assembled to form a complete system, they must be tested while it operates in the environment for which it was developed in order to verify its correct operation and diagnose any failures. A high level view of the Test and Diagnosis System is shown in Figure 5 . It consists [20] . The actual use of the board will depend on whether a centralized or distributed control strategy adopted. In the distributed approach, most of the test functionality is implemented in dedicated hardware that resides on the target boards, whereas, the centralized approach uses the TMC board to [27] . The JTAGtool and the procedure for using PLDS to reconfigure the 1149.n Controller module for the TMC board will be discussed in the sections that follow.
JTAGtool: boundary scan path routing tool
The role of JTAGtool is twofold: one, it threads all of the Boundary Scan chips in the design as they appear in the design hierarchy, and two, it generates a file containing the design netlist, which is used in the Module Test Description [17] . This tool also eliminates any errors that may otherwise occur when the designer has to manually configure the Boundary Scan path. A block diagram of JTAGtool, which consists of three modules, is shown in Figure 9 . In the Process-Facet module, the structure_instanco view [4, 21] 
